Three-dimensional architecture of multiplexing data registration integrated circuit for large-array ink jet printhead

Jian Chiun Liou, Fan Gang Tseng

研究成果: 雜誌貢獻文章同行評審

4 引文 斯高帕斯(Scopus)

摘要

This article proposes a novel architecture of high selection speed three-dimensional data registration circuit for ink jet applications. With the configuration of three-dimensional data registration, the number of data accessing points as well as the scanning lines can be greatly reduced for large array ink jet printheads with nozzles numbering more than 1000. This integrated circuit architecture involves three-dimensional multiplexing with the provision of a gating transistor for each ink firing resistor, where ink firing resistors are triggered only by the selection of their associated gating transistors. Three signals: selection, address, and power supply, will be employed together to activate a nozzle for droplet ejection. The total number of data accessing points of the three-dimensional configuration will be the cubic root of the nozzle number with each jet controlled by five input lines, including multiplexing data latches and shift registers. The simulation and experiment results demonstrated a reduction of scanning time by up to 67% thanks to the reduction of lines for scanning when compared to a two-dimensional configuration. The total circuit area, 2500×2500 μm2, will be 80% of the circuit area by three-dimensional configuration for 1000 nozzles. This device has been designed, fabricated by CMOS 0.35 μm process, and characterized.
原文英語
頁(從 - 到)10508-105087
頁數94580
期刊Journal of Imaging Science and Technology
52
發行號1
DOIs
出版狀態已發佈 - 一月 2008
對外發佈Yes

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Chemistry(all)
  • Atomic and Molecular Physics, and Optics
  • Computer Science Applications

指紋 深入研究「Three-dimensional architecture of multiplexing data registration integrated circuit for large-array ink jet printhead」主題。共同形成了獨特的指紋。

引用此