Design of 20-Gb/s four-level pulse amplitude modulation VCSEL driver in 90-nm CMOS technology

Jhe Yue Li, Jau Ji Jou, Tien Tsorng Shih, Chien Liang Chiu, Jian Chiun Liou, Hsin Wen Ting

研究成果: 書貢獻/報告類型會議貢獻

2 引文 (Scopus)

摘要

Using 4-level pulse amplitude modulation (PAM-4) technique, the transmission data bit rate of the system or circuit can be doubled at the same bandwidth, compared to non-return zero (NRZ) binary modulation. In this paper, a PAM-4 vertical cavity surface emitting laser (VCSEL) diode driver circuit was designed in 90 nm CMOS technology. Through our circuit, two 10-Gb/s non-return zero (NRZ) input signals can be combined as a 20-Gb/s (10-GBaud/s) PAM-4 output current signal to drive a VCSEL diode. In our laser diode driver (LDD) circuit, the total modulation current is about 6.2mA, the power consumption is 34.1mW, and the chip size is 0.5×0.62 mm2. The VCSEL driver can be suitable to use in the transmitter module of short range optical fiber communications.
原文英語
主出版物標題2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016
發行者Institute of Electrical and Electronics Engineers Inc.
頁面195-198
頁數4
ISBN(電子)9781509018307
DOIs
出版狀態已發佈 - 十二月 15 2016
對外發佈Yes
事件2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016 - Hong Kong, 香港
持續時間: 八月 3 2016八月 5 2016

會議

會議2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016
國家香港
城市Hong Kong
期間8/3/168/5/16

指紋

Pulse amplitude modulation
Surface emitting lasers
Semiconductor lasers
Networks (circuits)
Modulation
Optical fiber communication
Data communication systems
Transmitters
Electric power utilization
Bandwidth

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture

引用此文

Li, J. Y., Jou, J. J., Shih, T. T., Chiu, C. L., Liou, J. C., & Ting, H. W. (2016). Design of 20-Gb/s four-level pulse amplitude modulation VCSEL driver in 90-nm CMOS technology. 於 2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016 (頁 195-198). [7785242] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/EDSSC.2016.7785242

Design of 20-Gb/s four-level pulse amplitude modulation VCSEL driver in 90-nm CMOS technology. / Li, Jhe Yue; Jou, Jau Ji; Shih, Tien Tsorng; Chiu, Chien Liang; Liou, Jian Chiun; Ting, Hsin Wen.

2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016. Institute of Electrical and Electronics Engineers Inc., 2016. p. 195-198 7785242.

研究成果: 書貢獻/報告類型會議貢獻

Li, JY, Jou, JJ, Shih, TT, Chiu, CL, Liou, JC & Ting, HW 2016, Design of 20-Gb/s four-level pulse amplitude modulation VCSEL driver in 90-nm CMOS technology. 於 2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016., 7785242, Institute of Electrical and Electronics Engineers Inc., 頁 195-198, 2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016, Hong Kong, 香港, 8/3/16. https://doi.org/10.1109/EDSSC.2016.7785242
Li JY, Jou JJ, Shih TT, Chiu CL, Liou JC, Ting HW. Design of 20-Gb/s four-level pulse amplitude modulation VCSEL driver in 90-nm CMOS technology. 於 2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016. Institute of Electrical and Electronics Engineers Inc. 2016. p. 195-198. 7785242 https://doi.org/10.1109/EDSSC.2016.7785242
Li, Jhe Yue ; Jou, Jau Ji ; Shih, Tien Tsorng ; Chiu, Chien Liang ; Liou, Jian Chiun ; Ting, Hsin Wen. / Design of 20-Gb/s four-level pulse amplitude modulation VCSEL driver in 90-nm CMOS technology. 2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016. Institute of Electrical and Electronics Engineers Inc., 2016. 頁 195-198
@inproceedings{5275360adf33449b80e26d0f29ee9be6,
title = "Design of 20-Gb/s four-level pulse amplitude modulation VCSEL driver in 90-nm CMOS technology",
abstract = "Using 4-level pulse amplitude modulation (PAM-4) technique, the transmission data bit rate of the system or circuit can be doubled at the same bandwidth, compared to non-return zero (NRZ) binary modulation. In this paper, a PAM-4 vertical cavity surface emitting laser (VCSEL) diode driver circuit was designed in 90 nm CMOS technology. Through our circuit, two 10-Gb/s non-return zero (NRZ) input signals can be combined as a 20-Gb/s (10-GBaud/s) PAM-4 output current signal to drive a VCSEL diode. In our laser diode driver (LDD) circuit, the total modulation current is about 6.2mA, the power consumption is 34.1mW, and the chip size is 0.5×0.62 mm2. The VCSEL driver can be suitable to use in the transmitter module of short range optical fiber communications.",
keywords = "4-level pulse amplitude modulation (PAM-4), laser diode driver (LDD), vertical cavity surface emitting laser (VCSEL)",
author = "Li, {Jhe Yue} and Jou, {Jau Ji} and Shih, {Tien Tsorng} and Chiu, {Chien Liang} and Liou, {Jian Chiun} and Ting, {Hsin Wen}",
year = "2016",
month = "12",
day = "15",
doi = "10.1109/EDSSC.2016.7785242",
language = "English",
pages = "195--198",
booktitle = "2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Design of 20-Gb/s four-level pulse amplitude modulation VCSEL driver in 90-nm CMOS technology

AU - Li, Jhe Yue

AU - Jou, Jau Ji

AU - Shih, Tien Tsorng

AU - Chiu, Chien Liang

AU - Liou, Jian Chiun

AU - Ting, Hsin Wen

PY - 2016/12/15

Y1 - 2016/12/15

N2 - Using 4-level pulse amplitude modulation (PAM-4) technique, the transmission data bit rate of the system or circuit can be doubled at the same bandwidth, compared to non-return zero (NRZ) binary modulation. In this paper, a PAM-4 vertical cavity surface emitting laser (VCSEL) diode driver circuit was designed in 90 nm CMOS technology. Through our circuit, two 10-Gb/s non-return zero (NRZ) input signals can be combined as a 20-Gb/s (10-GBaud/s) PAM-4 output current signal to drive a VCSEL diode. In our laser diode driver (LDD) circuit, the total modulation current is about 6.2mA, the power consumption is 34.1mW, and the chip size is 0.5×0.62 mm2. The VCSEL driver can be suitable to use in the transmitter module of short range optical fiber communications.

AB - Using 4-level pulse amplitude modulation (PAM-4) technique, the transmission data bit rate of the system or circuit can be doubled at the same bandwidth, compared to non-return zero (NRZ) binary modulation. In this paper, a PAM-4 vertical cavity surface emitting laser (VCSEL) diode driver circuit was designed in 90 nm CMOS technology. Through our circuit, two 10-Gb/s non-return zero (NRZ) input signals can be combined as a 20-Gb/s (10-GBaud/s) PAM-4 output current signal to drive a VCSEL diode. In our laser diode driver (LDD) circuit, the total modulation current is about 6.2mA, the power consumption is 34.1mW, and the chip size is 0.5×0.62 mm2. The VCSEL driver can be suitable to use in the transmitter module of short range optical fiber communications.

KW - 4-level pulse amplitude modulation (PAM-4)

KW - laser diode driver (LDD)

KW - vertical cavity surface emitting laser (VCSEL)

UR - http://www.scopus.com/inward/record.url?scp=85010622291&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85010622291&partnerID=8YFLogxK

U2 - 10.1109/EDSSC.2016.7785242

DO - 10.1109/EDSSC.2016.7785242

M3 - Conference contribution

AN - SCOPUS:85010622291

SP - 195

EP - 198

BT - 2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016

PB - Institute of Electrical and Electronics Engineers Inc.

ER -