Mismatch independent DNL pipelined analog to digital converter

John Wu, Bosco Leung, Sehat Sutarja

Research output: Contribution to journalConference article

6 Citations (Scopus)

Abstract

A pipelined ADC based upon a new error correction algorithm is presented. With a 10% mismatch in capacitor sizes the proposed ADC achieves a simulated DNL (differential non-linearity) of 9 bits can be realized. Spice level simulations based upon extracted layout of the chip designed in a 1.2 mm CMOS process show that 3.3 MSampAles/s can be resolved at 20 mW per bit.

Original languageEnglish
Pages (from-to)461-464
Number of pages4
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume5
Publication statusPublished - Dec 1 1994
Externally publishedYes
EventProceedings of the 1994 IEEE International Symposium on Circuits and Systems. Part 3 (of 6) - London, England
Duration: May 30 1994Jun 2 1994

Fingerprint

Digital to analog conversion
Error correction
Capacitors

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Mismatch independent DNL pipelined analog to digital converter. / Wu, John; Leung, Bosco; Sutarja, Sehat.

In: Proceedings - IEEE International Symposium on Circuits and Systems, Vol. 5, 01.12.1994, p. 461-464.

Research output: Contribution to journalConference article

@article{392ef839363e474cbf6e467ac33547fc,
title = "Mismatch independent DNL pipelined analog to digital converter",
abstract = "A pipelined ADC based upon a new error correction algorithm is presented. With a 10{\%} mismatch in capacitor sizes the proposed ADC achieves a simulated DNL (differential non-linearity) of 9 bits can be realized. Spice level simulations based upon extracted layout of the chip designed in a 1.2 mm CMOS process show that 3.3 MSampAles/s can be resolved at 20 mW per bit.",
author = "John Wu and Bosco Leung and Sehat Sutarja",
year = "1994",
month = "12",
day = "1",
language = "English",
volume = "5",
pages = "461--464",
journal = "Proceedings - IEEE International Symposium on Circuits and Systems",
issn = "0271-4310",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - Mismatch independent DNL pipelined analog to digital converter

AU - Wu, John

AU - Leung, Bosco

AU - Sutarja, Sehat

PY - 1994/12/1

Y1 - 1994/12/1

N2 - A pipelined ADC based upon a new error correction algorithm is presented. With a 10% mismatch in capacitor sizes the proposed ADC achieves a simulated DNL (differential non-linearity) of 9 bits can be realized. Spice level simulations based upon extracted layout of the chip designed in a 1.2 mm CMOS process show that 3.3 MSampAles/s can be resolved at 20 mW per bit.

AB - A pipelined ADC based upon a new error correction algorithm is presented. With a 10% mismatch in capacitor sizes the proposed ADC achieves a simulated DNL (differential non-linearity) of 9 bits can be realized. Spice level simulations based upon extracted layout of the chip designed in a 1.2 mm CMOS process show that 3.3 MSampAles/s can be resolved at 20 mW per bit.

UR - http://www.scopus.com/inward/record.url?scp=0028589747&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028589747&partnerID=8YFLogxK

M3 - Conference article

VL - 5

SP - 461

EP - 464

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

SN - 0271-4310

ER -