Abstract
This paper describes the advantages of integrating a common Power Clamp with the ability to withstand voltage and save on wafer area. The system chip does not require a power clamp for each input source. It is as long as the system core circuit by electrostatic protection. It can reach normal operation and save as much chip area as possible. The structure of this paper has three main features: (1) electrostatic protection (ESD) circuit common Power Clamp combination (2) T025 process high and low voltage ESD (3) The experiment and results within ESD system. The results of ESD sensitivity passed is-6250V~+6200V for type HBM mode. It is-375V~+375V for type MM mode.
Original language | English |
---|---|
Title of host publication | Proceedings - 3rd International Conference on Green Technology and Sustainable Development, GTSD 2016 |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 78-81 |
Number of pages | 4 |
ISBN (Electronic) | 9781509036387 |
DOIs | |
Publication status | Published - Dec 22 2016 |
Externally published | Yes |
Event | 3rd International Conference on Green Technology and Sustainable Development, GTSD 2016 - Kaohsiung, Taiwan Duration: Nov 24 2016 → Nov 25 2016 |
Conference
Conference | 3rd International Conference on Green Technology and Sustainable Development, GTSD 2016 |
---|---|
Country/Territory | Taiwan |
City | Kaohsiung |
Period | 11/24/16 → 11/25/16 |
Keywords
- CMOS
- ESD
ASJC Scopus subject areas
- Environmental Science (miscellaneous)
- Environmental Engineering