This paper showcases a low-power demodulator for medical implant communication services (MICS) applications. Complementary shunt resistive feedback, current reuse configuration, and sub-threshold LO driving techniques are proposed to achieve ultra-low power consumption. The chip has been implemented in standard CMOS process and consumes only 260-μW.
- Low power
- Sensors network
ASJC Scopus subject areas
- Hardware and Architecture
- Electrical and Electronic Engineering